Loop and Partial Inductance

Basis of Inductance

Eric Bogatin. What Really Is Inductance? [https://speedingedge.com/wp-content/uploads/BTS006_What_Is_Inductance-2.pdf]

image-20260124152308248

image-20260124210314577

Self-Inductance & Mutual Inductance

image-20260124200404275

image-20260124210821758\[\begin{align} N_a &= L_a I_a + \color{red}M_{ab}I_b \\ N_b &= L_b I_b + \color{red}M_{ab}I_a \end{align}\]

Induced voltage

image-20260124210346852

image-20260125120847806

image-20260125120937298

Partial Inductance

image-20260125183617687

image-20260125183709820

Loop Self & Mutual Inductance

image-20260125195819018

image-20260125202151186

Loop Mutual Inductance

image-20260125211932743

Equivalent Inductance of Multiple Inductors

image-20260125212328197 \[ L_\text{series} = L_1 + L_{12} + L_2 +L_{12} = L_1 + L_2 + 2L_{12} \]

\[ L_\text{parallel} = (L_1 + L_{12})\parallel (L_2 + L_{12}) = \frac{L_1L_2 +L_{12}(L_1+L_2)+L_{12}^2}{L_1+L_2+2L_{12}} \]

internal self-inductance

image-20260226234546294

self-inductance magnetic-field line
internal self-inductance inside the conductor
external self-inductance outside the conductor

image-20260226235112730

image-20260226235308288


image-20260226233648052

Frequency self-inductance
low frequency \(L_\text{internal} + L_\text{external}\)
high frequency \(L_\text{external}\)

cross-sectional area

image-20260227002304758

at low frequency

Partial Inductance

Loop Inductance is the sum of partial self-inductance and partial-mutual inductance

image-20250708230643776

Magnetic Vector Potential (磁矢势)

Youjin Deng. 5-3 静磁场的基本规律 [http://staff.ustc.edu.cn/~yjdeng/EM2022/pdf/5-2(2022).pdf]

磁场不能用标量势描述

image-20250709195107708

image-20250709195217587

image-20250709200229266


image-20250708231822291

self partial inductance

image-20250708233924675

mutual partial inductance

image-20250708234512418

Ex. two-wire

image-20250709001127400


[https://www.oldfriend.url.tw/Q3D/ansys_ch_Partial_Loop_Inductance.html]

image-20250602120913866

img


Chapter 4.5. High Frequency Passive Devices [https://www.cambridge.org/il/files/7713/6698/2369/HFIC_chapter_4_passives.pdf]

image-20260418113018549

On-Chip Spiral Inductors

Designer's Tips on RFIC Inductors [https://www.rfinsights.com/concepts/tips-on-rfic-inductors/]


image-20260511215641943

substrate-induced eddy-current loss

image-20260604235223756

image-20260604235818118

8-Shaped Inductor

J. H. Mikkelsen, O. K. Jensen and T. Larsen, "Crosstalk coupling effects of CMOS co-planar spiral inductors," Proceedings of the IEEE 2004 Custom Integrated Circuits Conference [https://sci-hub.jp/10.1109/CICC.2004.1358825]

image-20260512011753324

image-20260512012935994

image-20260512013045872


P. Guan et al., "8-Shaped Inductors: An Essential Addition to RFIC Designers' Toolbox," in IEEE Open Journal of the Solid-State Circuits Society, vol. 4, pp. 131-146, 2024 [pdf]

  • Field picture
  • Partial-inductance picture

image-20260512013458630

image-20260512013323760

image-20260512013638832


image-20260512013712902

image-20260512013837084

image-20260512013924643

Transformer

Quantity Symbol Meaning Formula
Magnetic flux \(\Phi\) Magnetic field \(\mathbf{B}\) passing through area \(\mathbf{S}\) \(\Phi = \int_S \mathbf{B}\cdot d\mathbf{S}\)
Flux linkage \(\lambda\) Flux linked with coil turns \(N\) \(\lambda = N\Phi\)
Induced EMF \(\mathcal{E}\) Voltage generated by changing flux linkage \(\mathcal{E} = -\mathrm{d}\lambda/\mathrm{d}t\)
Self-inductance \(L\) Flux linkage caused by own current \(L = \lambda/i\)
Mutual inductance \(M\) Flux linkage caused by another coil's current \(M = \lambda_{21}/i_1\)
Coupling coefficient \(k\) Magnetic coupling strength between inductors \(k = M/\sqrt{L_1L_2}\)

Electromotive Force (EMF) \(\mathcal{E}\)

back emf

inductor_terminal_voltage_back_emf_schematic

mutual inductance

\[ M_{12}=M_{21}=M \qquad \frac{N_1\Phi_{12}}{i_2}=\frac{N_2\Phi_{21}}{i_1} = M \]

Important: this does not mean \[ \Phi_{12} = \Phi_{21} \]

\(k\) vs. \(M\)

Coupling coefficient \(k\) is based on flux linkage ratios, not directly magnetic flux ratios

image-20260606085423509

image-20260606085444200

image-20260606085839666



任何封闭电路中感应电动势大小,等于穿过这一电路磁通量的变化率。 \[ \epsilon = -\frac{\mathrm{d}\Phi_B}{\mathrm{d}t} \] 其中 \(\epsilon\)是电动势,单位为伏特

\(\Phi_B\)是通过电路的磁通量,单位为韦伯

电动势的方向(公式中的负号)由楞次定律决定

楞次定律: 由于磁通量的改变而产生的感应电流,其方向为抗拒磁通量改变的方向。

在回路中产生感应电动势的原因是由于通过回路平面的磁通量的变化,而不是磁通量本身,即使通过回路的磁通量很大,但只要它不随时间变化,回路中依然不会产生感应电动势。


自感电动势

当电流\(I\)随时间变化时,在线圈中产生的自感电动势为 \[ \epsilon = -L\frac{\mathrm{d}I}{\mathrm{d}t} \]

image-20240713131201618

image-20251022234419312

image-20240713145005306

image-20240713145212327


image-20240713140911612

magnetic flux

image-20240713135148710

magnetic linkage

image-20240713135236291

同名端:当两个电流分别从两个线圈的对应端子流入 ,其所 产生的磁场相互加强时,则这两个对应端子称为同名端。

image-20240713142238398

image-20240713142249362

image-20240713142506673


Integrated Transformer Models [https://www.rfinsights.com/concepts/rfic-transformer-model/]

image-20260619192653284

reference

Bogatin, E. (2018). Signal and power integrity, simplified. Prentice Hall. [pdf]

Paul, Clayton R. Inductance: Loop and Partial. Hoboken, N.J. : [Piscataway, N.J.]: Wiley ; IEEE, 2010. [pdf]

Spartaco Caniggia. Signal Integrity and Radiated Emission of High‐Speed Digital Systems. Wiley 2008


ISSCC2002. Special Topic Evening Discussion Sessions SE1: Inductance: Implications and Solutions for High-Speed Digital Circuits [vSE1_Blaauw], [vSE1_Gauthier], [vSE1_Morton, [vSE1_Restle]]

Y. Massoud and Y. Ismail, "Gasping the impact of on-chip inductance," in IEEE Circuits and Devices Magazine, vol. 17, no. 4, pp. 14-21, July 2001 [https://sci-hub.se/10.1109/101.950046]

Clayton R. Paul, Partial Inductance [https://ewh.ieee.org/soc/emcs/acstrial/newsletters/summer10/PP_PartialInductance.pdf]

Cheung-Wei Lam. Common Misconceptions about Inductance & Current Return Path [https://ewh.ieee.org/r6/scv/emc/archive/022010Lam.pdf]

Randy Wolff. Signal Loop Inductance in [Pin] and [Package Model] [https://ibis.org/summits/feb10/wolff.pdf]

ANSYS Q3D Getting Started LE05. Module 5: Q3D Inductance Matrix Reduction [https://innovationspace.ansys.com/courses/wp-content/uploads/sites/5/2021/07/Q3D_GS_2020R1_EN_LE05_Ind_Matrix.pdf]